Computer Architecture

Computer Awareness

0/32
0
0
Save Progress
Show Timer
Qn #2039
Which one of the following statements is always true?

Qn #1229
The first instruction of bootstrap loader program of an operating system is stored in
Qn #970
The time required for fetching and execution of one simple machine instruction is known as
Qn #964
The memory unit which directly communicates with the CPU is known as
Qn #731
How many 32K $\times$ 1 RAM chips are needed to provide a memory capacity of 256K bytes?
Qn #729
The time required for fetching and execution of one machine instruction is:
Qn #728
Which of the following registers is used to keep track of address of the memory location where the next instruction is located?
Qn #725
A CPU generates 32-bit virtual addresses. The page size is 4 KB. The processor has a translation look-aside buffer (TLB) which can hold a total of 128 page table entries and is 4 -way set associative. The minimum size of the TLB tag is:
Qn #724
If a processor clock is rated as million cycles per second, then its clock perios is:
Qn #715
Which of the following is true about Von Neumann architecture?
Qn #630
Which of the following do not affects CPU performance?
Qn #614
A computer system has 16-bit wide address/ data bus that uses RAM chips of 4K $\times$ 8-bit capacity. The number of RAM chips are needed to provide a memory capacity of 64 Kbytes memory is
Qn #606
The primary purpose of cache memory in a computer system is
Qn #602
A CPU generates 32 bits virtual addresses. The page size is 4 KB. The processor has a translation look-aside buffer (TLB) which can hold a total of 128-page table entries and is 4- way set associate. The minimum size of the TLB tag is
Qn #600
Cache memory functions as an intermediary between
Qn #424
In computer architecture, which of the following correctly matches the fundamental unit used in the CPU, cache, and main memory respectively?
Qn #421
In an instruction execution pipeline, the earliest that the instruction TLB and data TLB can be accessed are
Qn #416
Consider a system with a CPU having 6 registers and 32-bit instructions. The maximum possible size of the main memory is 512 KB (1K = 210). Each instruction takes two registers and one memory address as operands. Which one of the following correctly gives the maximum possible distinct instructions that can be there in the instruction set of the CPU?
Qn #415
In the design of a control unit of a processor, two common approaches are used: hardware control and microprogrammed control. Consider the following statements: 
  1. Hardware control units are generally faster but more difficult to modify than microprogrammed control units. 
  2. In a horizontal microprogrammed control unit, each control signal has a separate bit in the control word. 
  3. Vertical microprogramming leads to longer control words but provides greater parallelism. 
  4. Microprogrammed control units are typically easier to implement and modify than hardware control units.
Qn #393
The three sequential functions for CPU operations are
Qn #386
CISC stands for
Qn #276
______ bus structure is used in general to connect I/O devices
Qn #275
The method which offers higher speed of I/O transfers is:
Qn #273
The register which holds the address of the location to which the data are to be transferred is known as:
Qn #195
Which of the following registers can hold both data and addresses?
Qn #192
Which of these are normally used to initialize a computer system`s hardware?
Qn #187
Data stored here can be read quickly by the processor.
Qn #184
Collection of wires that carry data signals from one unit to other unit of computer system is called as
Qn #183
A functional unit of the computer that performs Arithmetic operations.
Qn #86
High speed memory placed between the processor and main memory is
Qn #85
Cache memory used for
Qn #84
Collection of wires that carry address data signals from control unit to other parts of computer system is called as
    Computer Architecture Practice Questions | Group Studies Library | Tancet Group Studies