TANCET
Group Studies
Mock Tests
Notes
Library
Join Now
Question Practice
Share
Target (sec):
00:00
Question 1
Share
In an instruction execution pipeline, the earliest that the instruction TLB and data TLB can be accessed are
A.
Fetch stage and memory stage respectively
B.
Memory stage and memory stage respectively
C.
Memory stage and execute stage respectively
D.
Fetch stage and fetch stage respectively
Discussion
Join the Conversation
Log in to post comments and replies.
Log In
Open Discussion